Learn How to model a combinational logics using verilog or system-verilog!